

METHOD AND STRUCTURE FOR ULTRA NARROW GATE

FIELD OF THE INVENTION

[0001] The present invention relates, most generally, to semiconductor devices and methods for forming the same. More particularly, the present invention relates to 5 ultra narrow transistor gate structures.

BACKGROUND

[0002] In today's rapidly developing semiconductor manufacturing industry, there is a constant drive to increase levels of integration and reduce chip size by reducing device feature sizes. Because of other advances in semiconductor device processing 10 capabilities, it would be desirable and advantageous to produce increasingly miniaturized physical structures such as transistor gates and the like, that have dimensions such as gate lengths, on the order of 10 nanometers.

[0003] Existing limitations in presently available photolithography processes make it difficult to produce the ultra narrow device features needed to keep up with 15 other advancing aspects of semiconductor manufacturing technology. Some previous attempts at reducing device feature sizes include photoresist trimming and hardmask trimming. Photoresist trimming is difficult to do because of the photoresist thicknesses required for sub-193 nm or sub-157 nm photoresist. Hardmask trimming typically results in rough edges and uncertain critical dimensions of the device structure being 20 produced.

[0004] It would therefore be desirable to produce semiconductor device features such as transistor gates, that have dimensions on the order of 10 nanometers.

SUMMARY OF THE INVENTION

[0005] To achieve these and other objects, and in view of its purposes, the 25 present invention addresses the shortcomings of conventional technology and provides a method and structure for forming ultra narrow gate structures.

[0006] In one exemplary embodiment, the present invention provides a method for forming a semiconductor device. The method includes providing a structure of a semiconductive material with a hardmask thereover. The hardmask includes at least one tapered portion, each tapered portion having a corresponding portion of a further film disposed thereover. The method further provides for etching an uncovered portion of the hardmask to expose an exposed portion of the semiconductive gate material while maintaining the tapered portion(s) and each of the corresponding portions of the further film, substantially intact. The method further provides for etching the exposed portion of the semiconductive material while maintaining the tapered portion(s) and each of the corresponding portions of the further film, essentially intact.

[0007] In another exemplary embodiment, the present invention provides a method for forming a semiconductor device by providing a layer of hardmask material over a semiconductor substrate, forming a photoresist pattern over the layer of hardmask material and etching to produce a discrete portion of the hardmask material having at least one tapered portion with a taper angle within the range of 45° to 85° with respect to the semiconductor substrate surface. A photoresist strip process is then carried out. An oxide layer is formed over the discrete portion of hardmask. The method further provides for removing portions of the oxide layer and planarizing to produce the discrete portion having tapered portions covered by the oxide layer as well a substantially planar uncovered portion.

[0008] In yet another exemplary embodiment, the present invention provides a semiconductor device comprising a semiconductive material formed over a substrate, having a width no greater than 10nm and a top surface substantially parallel to the substrate. A hardmask is formed on the top surface and has an angled upper surface with an oxide film formed thereover, the angled upper surface and the top surface forming an angle ranging from 45° to 85°.

[0009] In yet another exemplary embodiment, the present invention provides a semiconductor device comprising a discrete semiconductive material structure formed over a substrate surface and having a top surface substantially parallel to the substrate surface. The structure includes at least one masked portion having a hardmask formed

on the top surface, the hardmask having an angled upper surface. An oxide film is formed over the angled upper surface. The angled upper surface and the top surface of the discrete semiconductor material structure form an angle which may range from 45° to 85°.

5 BRIEF DESCRIPTION OF THE DRAWINGS

[0010] The present invention is best understood from the following detailed description when read in conjunction with the accompanying drawings. It is emphasized that, according to common practice, the various features of the drawings are not necessarily to scale. On the contrary, the dimensions of the various features are 10 arbitrarily expanded or reduced for clarity. Like numerals denote like features throughout the specification and drawings. Included are the following figures:

[0011] FIGS. 1-10 are cross-sectional views that, together, illustrate an exemplary process sequence used to form ultra narrow gate structures according to the present invention.

15 DETAILED DESCRIPTION

[0012] FIG. 1 is a cross-sectional view showing semiconductive film 2 formed over film 4 which is formed, in turn, over substrate 6. Substrate 6 includes substrate surface 5 and may represent a semiconductor substrate or wafer, or it may represent any of various films or other structures formed over a raw semiconductor substrate or 20 wafer. Film 4 may be an etch stop film or any of various films used in the manufacture of semiconductor devices. In one exemplary embodiment, film 4 may be a gate dielectric. Semiconductive film 2 is a film commonly used as a gate electrode in semiconductor devices. Semiconductive film 2 may be doped or undoped polycrystalline silicon (i.e., polysilicon), for example. Semiconductive film 2 includes 25 thickness 7 and top surface 8 which is substantially parallel to substrate surface 5. Thickness 7 may lie within the range of 300 to 2000 angstroms in various exemplary embodiments, but other thicknesses may be used in other exemplary embodiments. Hardmask 10 is a film formed over top surface 8 of semiconductive film 2 and may be formed of SiON, SiN or various other suitable hardmask materials. Patterned

photoresist layer 14 is formed over surface 12 of hardmask 10. Various photoresist materials and suitable methods for patterning the photoresist, may be used.

[0013] A suitable etching process is then used to sequentially etch portions of hardmask 10 and semiconductive film 2 using patterned photoresist layer 14 as a mask.

5 Etchant gas species such as CF₄, CHF₃, CH₂F₂, CH₃F, C₅F₈, CO, Ar, and O₂ may be used in various combinations to etch hardmask 10. It can be seen that etched hardmask 10 includes discrete portions 18 that each include a tapered shape including tapered surfaces 20. The taper may include a taper angle 19 that may range from 5° to 10 45° in various exemplary embodiments. As such, tapered surfaces 20 form angles that may range from 45° to 85° with respect to substrate surface 5 and top surface 8. The tapered shape is produced by the etch process and taper angle 19 can be controlled by the etch chemistry and other parameters. For example, polymers such as CH₂F₂, CH₃F, and CO may be used to increase taper angle 19. Using hardmask 10 as a mask, various suitable and conventional etching processes may be used to etch 15 semiconductive material 2 and to form the structures of semiconductive material 2 having substantially vertical sidewalls.

[0014] After etch, semiconductive material 2 is a discrete structure that includes width 16 which may range from 50-500 nanometers in one exemplary embodiment, but other widths may be used in other exemplary embodiments. The structure shown in 20 FIG. 2 is shown after at least one conventional photoresist strip process has been used to remove any residual photoresist from over the top of tapered hardmask 10.

[0015] FIG. 3 shows the structure in FIG. 2 after lining oxide 22 and spacer dielectric 24 have been formed using conventional processes. Lining oxide 22 is formed on tapered surfaces 20 of hardmask 10 and is a deposited film in an exemplary 25 embodiment. Conventional CVD (chemical vapor deposition) methods may be used. FIG. 4 shows the structure of FIG. 3 after a spacer etch has been carried out to remove significant portions of spacer dielectric 24 and form spacers 25. During the spacer etch process, exposed portions 26 of hardmask 10, are created when portions of spacer dielectric 24 and lining oxide 22 are removed.

[0016] FIG. 5 shows the structure of FIG. 4 after etch stop layer 30 has been formed. Etch stop layer 30 may be SiN, SiON, or various other suitable etch stop layers commonly used in the semiconductor manufacturing industry.

[0017] FIG. 6 shows the structure of FIG. 5 after ILD (interlevel dielectric) 34 has been formed. ILD 34 may be a doped or undoped oxide or any of various other interlevel dielectrics suitably used in the semiconductor manufacturing industry. The structure shown in FIG. 6 is then polished/planarized to produce the structure shown in FIG. 7. Chemical mechanical polishing (CMP) may be used to planarize the structure. The planarized structure (FIG. 7) includes planarized surface 38. The planarizing process planarizes uncovered portions 40 of hardmask 10. Each hardmask 10 portion now includes uncovered portion 40 and a duality of tapered portions 44 each having tapered surface 20 covered with lining oxide 22. The CMP planarizing process may be chosen so that the maximum thickness 42 of hardmask 10 is at least 200 angstroms, but other maximum thicknesses 42 may be used. Lining oxide 22 masks tapered portions 44 of hardmask 10 which, in turn, mask associated subjacent portions of semiconductive film 2 during the etching operations to produce the ultra narrow gate structures of the present invention.

[0018] FIG. 8 shows the structure in FIG. 7 after a sequence of etching operations have been carried out to produce the ultra narrow gate structures. First, uncovered portion 40 of hardmask 10 is etched to expose the subjacent portion of semiconductive film 2. An etching process with a high [hardmask material:lining oxide] etch selectivity is used so that uncovered portion 40 of hardmask 10 is removed to expose the subjacent portion of semiconductive film 2 while lining oxide 22 and therefore tapered portions 44 of hardmask 10 remain substantially intact. In an exemplary embodiment, a [hardmask material:lining oxide] etch selectivity ranging from 5:1 to 10:1 may be used. An exemplary etch process may include a pressure of 4 to 100mTorr, a top power of 50 to 1000W, a bias power of 10 to 200W and an etch chemistry of CH₂F₂ at 10-100sccm, CH₃F at 10-100sccm and O₂ at 1-50sccm. Other etch processes with other etch chemistries may be used in other exemplary embodiments.

[0019] After this etching operation, a further etching operation is used to remove the exposed, subjacent portion of semiconductive film 2 to form openings 48 and gate structures 50. The etch process used to etch semiconductive film 2 includes a high [semiconductive film:lining oxide] etch selectivity and a high [semiconductive film:hardmask material] etch selectivity so that tapered portions 44 and lining oxide 22 remain essentially intact during the etch operation used to etch semiconductive film 2. In an exemplary embodiment, a [semiconductive film:lining oxide] etch selectivity ranging from 50:1 to 100:1 may be used and a [semiconductive film:hardmask material] etch selectivity ranging from 50:1 to 100:1 may be used. In an exemplary embodiment, 5 the etch process may include the following conditions - pressure 4-100mTorr; top power 50-1000W; bias power 10-200W; and an etch chemistry of Cl₂ at 10-100sccm, HBr at 10-100sccm, HeO₂ or O₂ at 1-50sccm. This etch process is exemplary only and other etch processes may be used in other exemplary embodiments. FIG. 8 shows gate structures 50 which include semiconductive gates 54 formed of semiconductive material 10 disposed over substrate 6 and including top surfaces 8. In an exemplary embodiment, semiconductive gates 54 may include width 56 being no greater than 10nm, but other widths may be produced in other exemplary embodiments. Hardmask members 52 are formed on top surfaces 8 and include tapered surfaces 20. Each 15 tapered surface 20 may form an angle ranging from 45° to 85° with respect to substrate surface 5 and top surface 8 in an exemplary embodiment, but other angles may be produced in other exemplary embodiments. Tapered surfaces 20 are covered by lining oxide 22.

[0020] Subsequent conventional stripping operations may be used to selectively remove ILD 34 to produce the structure shown in FIG. 9. Various wet etching 20 procedures such as HF etching may be used.

[0021] A further stripping operation such as hot H₃PO₄ etching may be used to selectively strip etch stop layer 30 and to remove spacers 25, hardmask members 52 and any remaining lining oxide 22, to produce the structure shown in FIG. 10. FIG. 10 shows a plurality of semiconductive gates 54 formed from semiconductive film 2 and

having widths 56. Width 56 may be under 10 nanometers in an advantageous embodiment, but other gate widths 56 may be used in various exemplary embodiments.

[0022] The ultra narrow gates of the present invention find various application in semiconductor devices and are particularly suited to be used as transistor gates for advanced semiconductor devices. In particular, the ultra narrow gates of the present invention are well suited for the tight geometrical requirements of SRAM (static random access memory) cells.

[0023] The preceding merely illustrates the principles of the invention. It will thus be appreciated that those skilled in the art will be able to devise various arrangements which, although not explicitly described or shown herein, embody the principles of the invention and are included within its spirit and scope. Furthermore, all examples and conditional language recited herein are principally intended expressly to be only for pedagogical purposes and to aid the reader in understanding the principles of the invention and the concepts contributed by the inventors to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions. For example, the structures produced by the present invention may be used as transistor gates and other device structures in various technologies. Moreover, all statements herein reciting principles, aspects, and embodiments of the invention, as well as specific examples thereof, are intended to encompass both structural and functional equivalents thereof. Additionally, it is intended that such equivalents include both currently known equivalents and equivalents developed in the future, i.e., any elements developed that perform the same function, regardless of structure.

[0024] This description of the exemplary embodiments is intended to be read in connection with the figures of the accompanying drawing, which are to be considered part of the entire written description. In the description, relative terms such as "lower," "upper," "horizontal," "vertical," "above," "below," "up," "down," "top" and "bottom" as well as derivatives thereof (e.g., "horizontally," "downwardly," "upwardly," etc.) should be construed to refer to the orientation as then described or as shown in the drawing under discussion. These relative terms are for convenience of description and do not require that the apparatus be constructed or operated in a particular orientation. Terms

concerning attachments, coupling and the like, such as "connected" and "interconnected," refer to a relationship wherein structures are secured or attached to one another either directly or indirectly through intervening structures, as well as both movable or rigid attachments or relationships, unless expressly described otherwise.

5 [0025] Although the invention has been described in terms of exemplary embodiments, it is not limited thereto. Rather, the appended claims should be construed broadly, to include other variants and embodiments of the invention, which may be made by those skilled in the art without departing from the scope and range of equivalents of the invention.

10